The 100Mhz clock was attached to the MAX2 CPLD (kinda a FPGA in function). The MAX2 sits between the DAC chips and the USB interface (XMOS). I don't know the implementation details, but I think that the MAX2 CPLD takes the I2S data (stereo) from the XMOS and copies it at the same time to the DAC...